Espressif Systems /ESP32-P4 /I3C_MST /BUFFER_THLD_CTRL

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as BUFFER_THLD_CTRL

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0REG_CMD_BUF_EMPTY_THLD 0REG_RESP_BUF_THLD 0REG_IBI_DATA_BUF_THLD 0REG_IBI_STATUS_BUF_THLD

Description

In-Band Interrupt Status Threshold Value . Every In Band Interrupt received by I3C controller generates an IBI status. This field controls the number of IBI status entries in the IBI buffer that trigger the IBI_STATUS_THLD_STAT interrupt.

Fields

REG_CMD_BUF_EMPTY_THLD

Command Buffer Empty Threshold Value is used to control the number of empty locations(or greater) in the Command Buffer that trigger CMD_BUFFER_READY_STAT interrupt.

REG_RESP_BUF_THLD

Response Buffer Threshold Value is used to control the number of entries in the Response Buffer that trigger the RESP_READY_STAT_INTR.

REG_IBI_DATA_BUF_THLD

In-Band Interrupt Data Threshold Value . Every In Band Interrupt received by I3C controller generates an IBI status. This field controls the number of IBI data entries in the IBI buffer that trigger the IBI_DATA_THLD_STAT interrupt.

REG_IBI_STATUS_BUF_THLD

NA

Links

() ()